An Efficient Architecture for 8-point Discrete Hartley Transform Using Parallel Additions

Abstract

—In this paper, a simple architecture has been presented for implementation of 8-point DHT. The
implementation is done mainly by addition operations. The architecture requires only two multipliers with
same constant. The VLSI implementation of the proposed architecture can be done efficiently. The proposed
architecture provides high throughput of computation